Phase Frequency Detector Using Transmission Gates for High Speed Applications
author
Abstract:
In this paper a new phase-frequency detector is proposed using transmission gates which can detect phase difference less than 500ps. In other word, the proposed Phase-frequency Detector (PFD) can work in frequencies higher than 1.7 GHz, whereas a conventional PFD operates at frequencies less than 1.1 GHz. This new architecture is designed in TSMC 0.13um CMOS Technology. Also, the proposed PFD achieves a capture range approximately twice that of conventional PFDs. The simulation results support the theoretical predictions. To validate correct performance of this novel PFD, it is then used in a conventional delay locked loop structure.
similar resources
Dual Phase Detector Based Delay Locked Loop for High Speed Applications
In this paper a new architecture for delay locked loops will be presented. One of problems in phase-frequency detectors (PFD) is static phase offset or reset path delay. The proposed structure decreases the jitter resulted from PFD by switching two PFDs. In this new architecture, a conventional PFD is used before locking of DLL to decrease the amount of phase difference between input and outpu...
full textA High-Speed, Low-Power Phase Frequency Detector and Charge-Pump Circuits for High Frequency Phase-Locked Loops∗
In this paper, we introduce a high-speed and low-power Phase-Frequency Detector (PFD) that is designed using a modified TSPC (True Single-Phase Clock) positive edge triggered D flip-flop . The proposed PFD has a simple structure with using only 19 transistors. The operation range of this PFD is over 1.4GHz without using additional prescaler circuits. Furthermore, the PFD has a dead zone less th...
full textCMOS Current Mode Logic Gates for High-Speed Applications
This paper presents results of a design that uses CMOS current mode logic that can be used to implement the high precision, speed critical elements of the mixed-signal systems. The design is based upon the 0.25-μm CMOS TSMC process. The propagation delays of the new current mode logic are compared to those of equivalent gates implemented in conventional CMOS logic. The results show a propagatio...
full textArea efficient 0 . 18 um Cmos phase frequency detector for high speed Pll
Two phase frequency detectors (PFDs) are proposed in this paper that can overcome the speed and area limitations of conventional PFD. The AND gate based PFD uses 22 transistors. It consumes 161.41uW power when operating at 50MHz clock frequency with 1.8V supply voltage. The NOR gate based PFD uses 20 transistors and preserves the main characteristics of conventional PFD. It consumes 96.67uW pow...
full textFast Frequency Acquisition Phase Frequency Detector with Minimal Dead Zone for High Frequency Phase Lock Loop
This paper introduces a new-type Phase-Frequency Detector (PFD) for Charge-Pump based Phase-Looked-loops (CPPLLs). Dead zone in a phase-frequency detector reduces the input detection range and make worse cycle slips. This brief analyzes the blind zone in latch-based PFDs and proposes a technique that removes the blind zone caused by the pre-charge time of the internal nodes. With the proposed t...
full textHigh Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
full textMy Resources
Journal title
volume 29 issue 7
pages 916- 920
publication date 2016-07-01
By following a journal you will be notified via email when a new issue of this journal is published.
Keywords
Hosted on Doprax cloud platform doprax.com
copyright © 2015-2023